# Memory organisation

> Mediated Wiki article. Canonical URL: https://mediated.wiki/source/Memory_organisation
> Markdown URL: https://mediated.wiki/source/Memory_organisation.md
> Source: https://en.wikipedia.org/wiki/Memory_organisation
> Source revision: 1274414957
> License: Creative Commons Attribution-ShareAlike 4.0 International (https://creativecommons.org/licenses/by-sa/4.0/)

This article needs more citations. Please help improve this article by adding citations to reliable sources. Unsourced material may be challenged and removed. Find sources: "Memory organisation" – news · newspapers · books · scholar · JSTOR (February 2025) (Learn how and when to remove this message)

Memory organization is an aspect of computer architecture that is concerned with the storage and transfer of data and programs.[1]

There are several ways to organise [memories](/source/Memory_(computers)) with respect to the way they are connected to the [cache](/source/Cache_(computing)):

1. one-word-wide memory organisation

1. wide memory organisation

1. [interleaved memory](/source/Interleaved_memory) organisation

1. independent memory organisation

## One-word-wide

The memory is one [word](/source/Word_(data_type)) wide and connected via a one-word-wide [bus](/source/Computer_bus) to the cache.

## Wide

The memory is more than one word wide (usually four words wide) and connected by an equally wide bus to the low level cache (which is also wide). From the cache multiple busses of one word wide go to a [MUX](/source/Multiplexer) which selects the correct bus to connect to the high level cache.

## Interleaved

Main article: [Interleaved memory](/source/Interleaved_memory)

There are several memory banks which are one word wide, and one word wide bus. There is some logic in the memory that selects the correct bank to use when the memory gets accessed by the cache.

Memory interleaving is a way to distribute individual addresses over memory modules. Its aim is to keep the most of modules busy as computations proceed. With memory interleaving, the low-order *k* bits of the memory address generally specify the module on several buses.

## See also

- [Cache hierarchy](/source/Cache_hierarchy)

- [Memory hierarchy](/source/Memory_hierarchy)

- [Memory geometry](/source/Memory_geometry)

## References

1. **[^](#cite_ref-1)** ["Memory Hierarchy Design and its Characteristics"](https://www.geeksforgeeks.org/memory-hierarchy-design-and-its-characteristics/). *GeeksforGeeks*. 2018-12-17. Retrieved 2025-02-07.

This computer science article is a stub. You can help Wikipedia by adding missing information.

- [v](https://en.wikipedia.org/wiki/Template:Comp-sci-stub)
- [t](/source/Template_talk%3AComp-sci-stub)
- [e](https://en.wikipedia.org/wiki/Special:EditPage/Template:Comp-sci-stub)

This computer-engineering-related article is a stub. You can help Wikipedia by adding missing information.

- [v](https://en.wikipedia.org/wiki/Template:Comp-eng-stub)
- [t](/source/Template_talk%3AComp-eng-stub)
- [e](https://en.wikipedia.org/wiki/Special:EditPage/Template:Comp-eng-stub)

---
Adapted from the Wikipedia article [Memory organisation](https://en.wikipedia.org/wiki/Memory_organisation) by Wikipedia contributors ([contributor history](https://en.wikipedia.org/wiki/Memory_organisation?action=history)). Available under [Creative Commons Attribution-ShareAlike 4.0 International](https://creativecommons.org/licenses/by-sa/4.0/). Changes may have been made.