# Machine code > Mediated Wiki article. Canonical URL: https://mediated.wiki/source/Machine_code > Markdown URL: https://mediated.wiki/source/Machine_code.md > Source: https://en.wikipedia.org/wiki/Machine_code > Source revision: 1354914732 > License: Creative Commons Attribution-ShareAlike 4.0 International (https://creativecommons.org/licenses/by-sa/4.0/) Instructions directly executable by a computer For code that is completely internal to some CPUs and normally inaccessible to programmers, see [Microcode](/source/Microcode). "Native code" redirects here. For the French colonial legal system, see [Native code (France)](/source/Native_code_(France)). Machine language monitor running on a [W65C816S](/source/W65C816S) [microprocessor](/source/Microprocessor), displaying [code disassembly](/source/Disassembler) and [dumps](/source/Core_dump) of processor register and memory Program execution General concepts Code Translation Compiler Compile time Optimizing compiler Linking Execution Runtime system Executable Interpreter Virtual machine Intermediate representation (IR) Types of code Source code Object code Bytecode Machine code Microcode Compilation strategies Ahead-of-time (AOT) Just-in-time (JIT) Tracing just-in-time Compile and go system Precompilation Transcompilation Recompilation Meta-tracing Notable runtimes Android Runtime (ART) BEAM (Erlang) Common Language Runtime (CLR) and Mono CPython and PyPy crt0 (C target-specific initializer) Java virtual machine (JVM) LuaJIT Objective-C and Swift's V8 and Node.js Zend Engine (PHP) Notable compilers & toolchains GNU Compiler Collection (GCC) LLVM and Clang MSVC Glasgow Haskell Compiler (GHC) v t e In [computing](/source/Computing), **machine code** is [data](/source/Data) [encoded](/source/Encoded) and structured to control a [computer](/source/Computer)'s [central processing unit](/source/Central_processing_unit) (CPU) via its programmable [interface](/source/Interface_(computing)). A [computer program](/source/Computer_program) consists primarily of sequences of machine-code instructions.[1] Machine code is classified as [native](/source/Native_(computing)) with respect to its host CPU since it is the language that the CPU interprets directly.[2] Some [software interpreters](/source/Interpreter_(computing)) translate the [programming language](/source/Programming_language) that they interpret into a virtual machine code ([bytecode](/source/Bytecode)) and process it with a [P-code machine](/source/P-code_machine). A machine-code instruction causes the CPU to perform a specific task such as: - Load a [word](/source/Word_(computer_architecture)) from [memory](/source/Random-access_memory) to a [CPU register](/source/Processor_register) - Execute an [arithmetic logic unit](/source/Arithmetic_logic_unit) (ALU) operation on one or more registers or memory locations - [Jump](/source/Jump_instruction) or [skip](/source/Addressing_mode#Skip) to an instruction that is not the next one An [instruction set architecture](/source/Instruction_set_architecture) (ISA) defines the interface to a CPU and varies by groupings or families of CPU design such as [x86](/source/X86) and [ARM](/source/ARM_architecture_family). Generally, machine code compatible with one family is not with others, but there are exceptions. The [VAX](/source/VAX) architecture includes optional support of the [PDP-11 instruction set](/source/PDP-11_architecture). The [IA-64](/source/IA-64) architecture includes optional support of the [IA-32](/source/IA-32) instruction set. And, the [PowerPC 615](/source/PowerPC_600#PowerPC_615) can natively process both [PowerPC](/source/PowerPC) and x86 instructions. ## Assembly language Translation of assembly into machine code [Assembly language](/source/Assembly_language) provides a relatively direct mapping from a [human-readable](/source/Human-readable) [source code](/source/Source_code) to machine code. The assembly language source code represents numerical codes in machine code, as mnemonics and labels.[3] For example, [NOP](/source/NOP_(code)) in assembly for an [x86](/source/X86) processor represents the x86 architecture [opcode](/source/Opcode) 0x90 in machine code. While it is possible to write a program in machine code, doing so is tedious and error-prone. Therefore, programs are usually written in assembly or, more commonly, in a [high-level programming language](/source/High-level_programming_language). ## Instruction set A machine instruction encodes an operation as a pattern of [bits](/source/Bit) based on the specified format for the machine's instruction set.[nb 1][4] Instruction sets differ in various ways. Instructions of a set might all be the same length or different instructions might have different lengths; they might be smaller than, the same size as, or larger than the [word](/source/Word_(computer_architecture)) size of the architecture. The number of instructions may be relatively small or large. Instructions may or may not have to be aligned on particular memory boundaries, such as the architecture's word boundary.[4] An instruction set needs to execute the circuits of a computer's [digital logic level](/source/Logic_level). At the digital level, the program needs to control the computer's registers, bus, memory, ALU, and other hardware components.[5] To control a computer's [architectural](/source/Computer_architecture) features, machine instructions are created. Examples of features that are controlled using machine instructions: - [segment registers](/source/Memory_segmentation)[6] - [protected address mode](/source/Protected_mode)[7] - [binary-coded decimal](/source/Binary-coded_decimal) (BCD) arithmetic[8] The criteria for instruction formats include: - Instructions most commonly used should be shorter than instructions rarely used.[4] - The [memory transfer rate](/source/High_Bandwidth_Memory) of the underlying hardware determines the flexibility of the memory fetch instructions. - The number of bits in the [address field](/source/Random-access_memory#Addressing) requires special consideration.[9] Determining the size of the address field is a choice between space and speed.[9] On some computers, the number of bits in the address field may be too small to access all of the physical memory. Also, [virtual address space](/source/Virtual_address_space) needs to be considered. Another constraint may be a limitation on the size of registers used to construct the address. Whereas a shorter address field allows the instructions to execute more quickly, other physical properties need to be considered when designing the instruction format. Instructions can be separated into two types: general-purpose and special-purpose. Special-purpose instructions exploit architectural features that are unique to a computer. General-purpose instructions control architectural features common to all computers.[10] General-purpose instructions control: - Data movement from one place to another - Monadic operations that have one [operand](/source/Operand) to produce a result - Dyadic operations that have two operands to produce a result - Comparisons and conditional jumps - Procedure calls - Loop control - Input/output ### Overlapping instruction On processor architectures with [variable-length instruction sets](/source/Variable-length_instruction_set)[11] (such as [Intel](/source/Intel)'s [x86](/source/X86) processor family) it is, within the limits of the control-flow [resynchronizing](/source/Self-synchronizing_code) phenomenon known as the [Kruskal count](/source/Kruskal_count),[12][11][13][14][15] sometimes possible through opcode-level programming to deliberately arrange the resulting code so that two code paths share a common fragment of opcode sequences.[nb 2] These are called *overlapping instructions*, *overlapping opcodes*, *overlapping code*, *overlapped code*, *instruction scission*, or *jump into the middle of an instruction*.[16][17][18] In the 1970s and 1980s, overlapping instructions were sometimes used to preserve memory space. One example was in the implementation of error tables in [Microsoft](/source/Microsoft)'s [Altair BASIC](/source/Altair_BASIC), where *interleaved instructions* mutually shared their instruction bytes.[19][11][16] The technique is rarely used today, but might still be necessary to resort to in areas where extreme optimization for size is necessary on the byte level such as in the implementation of [boot loaders](/source/Boot_loader) which have to fit into [boot sectors](/source/Boot_sector).[nb 3] It is also sometimes used as a [code obfuscation](/source/Code_obfuscation) technique as a measure against [disassembly](/source/Disassembly) and tampering.[11][14] The principle is also used in shared code sequences of [fat binaries](/source/Fat_binaries) which must run on multiple instruction-set-incompatible processor platforms.[nb 2] This property is also used to find [unintended instructions](/source/Unintended_instruction) called [gadgets](/source/Gadget_(machine_instruction_sequence)) in existing code repositories and is used in [return-oriented programming](/source/Return-oriented_programming) as alternative to [code injection](/source/Code_injection) for exploits such as [return-to-libc attacks](/source/Return-to-libc_attack).[20][11] ### Microcode In some computers, the machine code of the [architecture](/source/Computer_architecture) is implemented by an even more fundamental underlying layer called [microcode](/source/Microcode), providing a common machine language interface across a line or family of different models of computer with widely different underlying [dataflows](/source/Dataflow). This is done to facilitate [porting](/source/Porting) of machine language programs between different models.[21] An example of this use is the IBM [System/360](/source/System%2F360) family of computers and their successors.[22] ## Examples ### IBM 709x The [IBM 704, 709, 704x and 709x](/source/IBM_700%2F7000_series#Later_scientific_architecture_(704/709/7090/7094)) store one instruction in each instruction word; IBM numbers the bit from the left as S, 1, ..., 35. Most instructions have one of two formats: **Generic** - S,1-11 - 12-13 Flag, ignored in some instructions - 14-17 unused - 18-20 Tag - 21-35 Y **Index register control, other than TSX** - S,1-2 Opcode - 3-17 Decrement - 18-20 Tag - 21-35 Y For all but the [IBM 7094](/source/IBM_7094) and 7094 II, there are three index registers designated A, B and C; indexing with multiple 1 bits in the tag subtracts the [logical or](/source/Logical_or) of the selected index registers and loading with multiple 1 bits in the tag loads all of the selected index registers. The 7094 and 7094 II have seven index registers, but when they are powered on they are in *multiple tag mode*, in which they use only the three of the index registers in a fashion compatible with earlier machines, and require a Leave Multiple Tag Mode (**LMTM**) instruction in order to access the other four index registers. The effective address is normally Y-C(T), where C(T) is either 0 for a tag of 0, the logical or of the selected index registers in multiple tag mode or the selected index register if not in multiple tag mode. However, the effective address for index register control instructions is just Y. A flag with both bits 1 selects indirect addressing; the indirect address word has both a tag and a Y field. In addition to *transfer* (branch) instructions, these machines have skip instruction that conditionally skip one or two words, e.g., Compare Accumulator with Storage (CAS) does a three way compare and conditionally skips to NSI, NSI+1 or NSI+2, depending on the result. ### MIPS The [MIPS architecture](/source/MIPS_architecture) provides a specific example for a machine code whose instructions are always 32 bits long.[23]: 299 The general type of instruction is given by the *op* (operation) field, the highest 6 bits. J-type (jump) and I-type (immediate) instructions are fully specified by *op*. R-type (register) instructions include an additional *funct* (function) field to determine the exact operation. The fields used in these types are: 6 5 5 5 5 6 bits [ op | rs | rt | rd |shamt| funct] R-type [ op | rs | rt | address/immediate] I-type [ op | target address ] J-type *rs*, *rt*, and *rd* indicate register operands; *shamt* gives a shift amount; and the *address* or *immediate* fields contain an operand directly.[23]: 299–301 For example, adding the registers 1 and 2 and placing the result in register 6 is encoded:[23]: 554 [ op | rs | rt | rd |shamt| funct] 0 1 2 6 0 32 decimal 000000 00001 00010 00110 00000 100000 binary Load a value into register 8, taken from the memory cell 68 cells after the location listed in register 3:[23]: 552 [ op | rs | rt | address/immediate] 35 3 8 68 decimal 100011 00011 01000 00000 00001 000100 binary Jumping to the address 1024:[23]: 552 [ op | target address ] 2 1024 decimal 000010 00000 00000 00000 10000 000000 binary ## Bytecode Machine code is similar to yet fundamentally different from [bytecode](/source/Bytecode). Like machine code, bytecode is typically generated (i.e. by a compiler) from source code. But, unlike machine code, bytecode is not directly executable by a CPU. An exception is if a processor is designed to use bytecode as its machine code, such as the [Pascal MicroEngine](/source/Pascal_MicroEngine) or a [Java processor](/source/Java_processor). If bytecode is processed by a software interpreter, then that interpreter is a [virtual machine](/source/Virtual_machine) for which the bytecode is its machine code. ## Storage During execution, machine code is generally stored in RAM although running from ROM is supported by some devices. Regardless, the code may also be cached in more specialized memory to enhance performance. There may be different caches for instructions and data, depending on the architecture.[24] From the point of view of a [process](/source/Process_(computing)), the machine code lives in *code space*, a designated part of its [address space](/source/Virtual_address_space). In a [multi-threading](/source/Thread_(computing)) environment, different threads of one process share code space along with data space, which reduces the overhead of [context switching](/source/Context_switching) considerably as compared to process switching.[25] ## Readability Machine code is generally considered to be not human readable,[26] with [Douglas Hofstadter](/source/Douglas_Hofstadter) comparing it to examining the atoms of a [DNA](/source/DNA) molecule.[27] However, various tools and methods support understanding machine code. [Disassembly](/source/Disassembly) decodes machine code to assembly language which is possible since assembly instructions can often be mapped one-to-one to machine instructions.[28] A [decompiler](/source/Decompiler) converts machine code to a [high-level language](/source/High-level_programming_language), but the result can be relatively [obfuscated](/source/Obfuscation_(software)) (hard to understand). A program can be associated with [debug symbols](/source/Debug_symbol) (either embedded in the [native executable](/source/Executable#native_executable) or in a separate file) that allow it to be mapped to external source code. A [debugger](/source/Debugger) reads the symbols to help a programmer interactively [debug](/source/Debugging) the program. Examples include: - The [SHARE Operating System](/source/SHARE_Operating_System) (1959) for the [IBM 709](/source/IBM_709), [IBM 7090](/source/IBM_7090), and [IBM 7094](/source/IBM_7094) computers allowed for an loadable code format named [SQUOZE](/source/SQUOZE). SQUOZE was a compressed binary form of [assembly language](/source/Assembly_language) code and included a symbol table. - Modern IBM mainframe [operating systems](/source/Operating_system), such as [z/OS](/source/Z%2FOS), have available a symbol table named *Associated data* (ADATA). The table is stored in a file that can be produced by the [IBM High-Level Assembler](/source/IBM_High-Level_Assembler) (HLASM),[29][30] IBM's [COBOL](/source/COBOL) compiler,[31] and IBM's [PL/I](/source/PL%2FI) compiler,[32] either as a separate SYSADATA file or as ADATA records in a [Generalized object output file](/source/Generalized_object_output_file) (GOFF).[33] This obsoletes the TEST records from [OS/360](/source/OS%2F360), although it is still possible to request them and to use them in the [TSO](/source/Time_Sharing_Option) TEST command. - [Windows](/source/Windows) uses a symbol table[34] that is stored in a [program database](/source/Program_database) (.pdb) file.[35] - Most [Unix-like](/source/Unix-like) operating systems have available symbol table formats named [stabs](/source/Stabs) and [DWARF](/source/DWARF). In [macOS](/source/MacOS) and other [Darwin](/source/Darwin_(operating_system))-based operating systems, the debug symbols are stored in DWARF format in a separate .dSYM file. ## See also Look up ***[machine code](https://en.wiktionary.org/wiki/machine_code)*** in Wiktionary, the free dictionary. - [Endianness](/source/Endianness) – Order of bytes in a computer word - [List of machine languages](/source/List_of_programming_languages_by_type#Machine_languages) – List of programming languages types and the languages that meet its description - [Machine code monitor](/source/Machine_code_monitor) – Software that was popular during the home computer era of the 1970s and 1980s - [Micro-Professor MPF-I](/source/Micro-Professor_MPF-I) – Microcomputer released by Multitech in 1981 - [native executable](/source/Executable#native_executable) – Data that causes a computer to follow indicated instructions - [Object code](/source/Object_code) – Sequence of statements or instructions in a computer language - [P-code machine](/source/P-code_machine) – Programming virtual machine - [Reduced instruction set computer](/source/Reduced_instruction_set_computer) – Processor executing one instruction in minimal clock cycles (RISC) - [Very long instruction word](/source/Very_long_instruction_word) – Computer architecture to aid parallelism ## Notes 1. **[^](#cite_ref-4)** On early [decimal machines](/source/Decimal_computer), patterns of characters, digits and digit sign 1. ^ [***a***](#cite_ref-NB_Merging_or_branching_17-0) [***b***](#cite_ref-NB_Merging_or_branching_17-1) While overlapping instructions on processor architectures with [variable-length instruction sets](/source/Variable-length_instruction_set) can sometimes be arranged to merge different code paths back into one through control-flow [resynchronization](/source/Self-synchronizing_code), overlapping code for different processor architectures can sometimes also be crafted to cause execution paths to branch into different directions depending on the underlying processor, as is sometimes used in [fat binaries](/source/Fat_binaries). 1. **[^](#cite_ref-NB_DR-DOS_707_22-0)** For example, the [DR-DOS](/source/DR-DOS) [master boot records](/source/Master_boot_record) (MBRs) and [boot sectors](/source/Volume_boot_record) (which also hold the [partition table](/source/Partition_table) and [BIOS Parameter Block](/source/BIOS_Parameter_Block), leaving less than 446 respectively 423 bytes for the code) were traditionally able to locate the boot file in the [FAT12](/source/FAT12) or [FAT16](/source/FAT16) [file system](/source/File_system) by themselves and load it into memory as a whole, in contrast to their counterparts in [MS-DOS](/source/MS-DOS) and [PC DOS](/source/PC_DOS), which instead rely on the [system files](/source/System_file) to occupy the first two [directory entry](/source/Directory_entry) locations in the file system and the first three sectors of [IBMBIO.COM](/source/IBMBIO.COM) to be stored at the start of the data area in contiguous sectors containing a secondary loader to load the remainder of the file into memory (requiring [SYS](/source/SYS_(DOS_command)) to take care of all these conditions). When [FAT32](/source/FAT32) and [logical block addressing](/source/Logical_block_addressing) (LBA) support was added, [Microsoft](/source/Microsoft) even switched to require [i386](/source/I386) instructions and split the boot code over two sectors for code size reasons, which was no option to follow for DR-DOS as it would have broken [backward](/source/Backward_compatibility)- and cross-compatibility with other operating systems in [multi-boot](/source/Multi-boot) and [chain load](/source/Chain_load) scenarios, and as with older [IBM PC–compatible](/source/IBM_PC%E2%80%93compatible) PCs. Instead, the [DR-DOS 7.07](/source/DR-DOS_7.07) boot sectors resorted to [self-modifying code](/source/Self-modifying_code), [opcode](/source/Opcode)-level programming in machine language, controlled utilization of (documented) [side effects](/source/Side_effect_(computer_science)), multi-level data/code overlapping and algorithmic [folding](/source/Fold_(higher-order_function)) techniques to still fit everything into a physical sector of only 512 bytes without giving up any of their extended functions. ## References 1. **[^](#cite_ref-Stallings_2015_1-0)** Stallings, William (2015). *Computer Organization and Architecture 10th edition*. Pearson Prentice Hall. p. 776. [ISBN](/source/ISBN_(identifier)) [978-93-325-7040-5](https://en.wikipedia.org/wiki/Special:BookSources/978-93-325-7040-5). 1. **[^](#cite_ref-Managed_2-0)** Gregory, Kate (2003-04-28). ["Managed, Unmanaged, Native: What Kind of Code Is This?"](https://web.archive.org/web/20090923210338/https://www.developer.com/net/cplus/article.php/2197621/Managed-Unmanaged-Native-What-Kind-of-Code-Is-This.htm). *Developer.com*. Archived from [the original](https://www.developer.com/net/cplus/article.php/2197621/Managed-Unmanaged-Native-What-Kind-of-Code-Is-This.htm) on 2009-09-23. Retrieved 2008-09-02. 1. **[^](#cite_ref-Dourish_2004_3-0)** [Dourish, Paul](/source/Paul_Dourish) (2004). [*Where the Action is: The Foundations of Embodied Interaction*](https://books.google.com/books?id=DCIy2zxrCqcC&pg=PA7). [MIT Press](/source/MIT_Press). p. 7. [ISBN](/source/ISBN_(identifier)) [0-262-54178-5](https://en.wikipedia.org/wiki/Special:BookSources/0-262-54178-5). Retrieved 2023-03-05. 1. ^ [***a***](#cite_ref-sco-p251_5-0) [***b***](#cite_ref-sco-p251_5-1) [***c***](#cite_ref-sco-p251_5-2) [Tanenbaum 1990](#CITEREFTanenbaum1990), p. [251](https://archive.org/details/structuredcomput00tane/page/251) 1. **[^](#cite_ref-sco-p162_6-0)** [Tanenbaum 1990](#CITEREFTanenbaum1990), p. [162](https://archive.org/details/structuredcomput00tane/page/162) 1. **[^](#cite_ref-sco-p231_7-0)** [Tanenbaum 1990](#CITEREFTanenbaum1990), p. [231](https://archive.org/details/structuredcomput00tane/page/231) 1. **[^](#cite_ref-sco-p237_8-0)** [Tanenbaum 1990](#CITEREFTanenbaum1990), p. [237](https://archive.org/details/structuredcomput00tane/page/237) 1. **[^](#cite_ref-sco-p236_9-0)** [Tanenbaum 1990](#CITEREFTanenbaum1990), p. [236](https://archive.org/details/structuredcomput00tane/page/236) 1. ^ [***a***](#cite_ref-sco-p253_10-0) [***b***](#cite_ref-sco-p253_10-1) [Tanenbaum 1990](#CITEREFTanenbaum1990), p. [253](https://archive.org/details/structuredcomput00tane/page/253) 1. **[^](#cite_ref-sco-p283_11-0)** [Tanenbaum 1990](#CITEREFTanenbaum1990), p. [283](https://archive.org/details/structuredcomput00tane/page/283) 1. ^ [***a***](#cite_ref-Jacob-Jakubowski-Venkatesan_2007_12-0) [***b***](#cite_ref-Jacob-Jakubowski-Venkatesan_2007_12-1) [***c***](#cite_ref-Jacob-Jakubowski-Venkatesan_2007_12-2) [***d***](#cite_ref-Jacob-Jakubowski-Venkatesan_2007_12-3) [***e***](#cite_ref-Jacob-Jakubowski-Venkatesan_2007_12-4) Jacob, Matthias; Jakubowski, Mariusz H.; [Venkatesan, Ramarathnam](https://www.wikidata.org/wiki/Q102402462) [at Wikidata] (20–21 September 2007). [*Towards Integral Binary Execution: Implementing Oblivious Hashing Using Overlapped Instruction Encodings*](https://www.microsoft.com/en-us/research/wp-content/uploads/2016/02/jacob07overlap.pdf) (PDF). Proceedings of the 9th workshop on Multimedia & Security (MM&Sec '07). Dallas, Texas, US: [Association for Computing Machinery](/source/Association_for_Computing_Machinery). pp. 129–140. [CiteSeerX](/source/CiteSeerX_(identifier)) [10.1.1.69.5258](https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.69.5258). [doi](/source/Doi_(identifier)):[10.1145/1288869.1288887](https://doi.org/10.1145%2F1288869.1288887). [ISBN](/source/ISBN_(identifier)) [978-1-59593-857-2](https://en.wikipedia.org/wiki/Special:BookSources/978-1-59593-857-2). [S2CID](/source/S2CID_(identifier)) [14174680](https://api.semanticscholar.org/CorpusID:14174680). [Archived](https://web.archive.org/web/20180904062911/https://www.microsoft.com/en-us/research/wp-content/uploads/2016/02/jacob07overlap.pdf) (PDF) from the original on 2018-09-04. Retrieved 2021-12-25. (12 pages) 1. **[^](#cite_ref-Lagarias-Rains-Vanderbei_2001_13-0)** [Lagarias, Jeffrey "Jeff" Clark](/source/Jeffrey_Clark_Lagarias); [Rains, Eric Michael](/source/Eric_Michael_Rains); [Vanderbei, Robert J.](/source/Robert_J._Vanderbei) (2009) [2001-10-13]. "The Kruskal Count". In Brams, Stephen; Gehrlein, William V.; Roberts, Fred S. (eds.). *The Mathematics of Preference, Choice and Order*. Studies in Choice and Welfare. Berlin / Heidelberg, Germany: [Springer-Verlag](/source/Springer-Verlag). pp. 371–391. [arXiv](/source/ArXiv_(identifier)):[math/0110143](https://arxiv.org/abs/math/0110143). [doi](/source/Doi_(identifier)):[10.1007/978-3-540-79128-7_23](https://doi.org/10.1007%2F978-3-540-79128-7_23). [ISBN](/source/ISBN_(identifier)) [978-3-540-79127-0](https://en.wikipedia.org/wiki/Special:BookSources/978-3-540-79127-0). (22 pages) 1. **[^](#cite_ref-Andriesse-Bos_2014_14-0)** Andriesse, Dennis; [Bos, Herbert](https://www.wikidata.org/wiki/Q56565972) [at Wikidata] (2014-07-10). Written at Vrije Universiteit Amsterdam, Amsterdam, Netherlands. Dietrich, Sven (ed.). [*Instruction-Level Steganography for Covert Trigger-Based Malware*](https://www.cs.vu.nl/~herbertb/papers/stega_dimva14.pdf) (PDF). 11th International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment (DIMVA). [Lecture Notes in Computer Science](/source/Lecture_Notes_in_Computer_Science). Egham, UK; Switzerland: [Springer International Publishing](/source/Springer_International_Publishing). pp. 41–50 [45]. [doi](/source/Doi_(identifier)):[10.1007/978-3-319-08509-8_3](https://doi.org/10.1007%2F978-3-319-08509-8_3). [eISSN](/source/EISSN_(identifier)) [1611-3349](https://search.worldcat.org/issn/1611-3349). [ISBN](/source/ISBN_(identifier)) [978-3-31908508-1](https://en.wikipedia.org/wiki/Special:BookSources/978-3-31908508-1). [ISSN](/source/ISSN_(identifier)) [0302-9743](https://search.worldcat.org/issn/0302-9743). [S2CID](/source/S2CID_(identifier)) [4634611](https://api.semanticscholar.org/CorpusID:4634611). LNCS 8550. [Archived](https://web.archive.org/web/20230826135254/https://www.cs.vu.nl/~herbertb/papers/stega_dimva14.pdf) (PDF) from the original on 2023-08-26. Retrieved 2023-08-26. (10 pages) 1. ^ [***a***](#cite_ref-Jakubowski_2016_15-0) [***b***](#cite_ref-Jakubowski_2016_15-1) Jakubowski, Mariusz H. (February 2016). ["Graph Based Model for Software Tamper Protection"](https://www.microsoft.com/en-us/research/wp-content/uploads/2016/02/mariuszj-jacob07overlap.ppt). [Microsoft](/source/Microsoft). [Archived](https://web.archive.org/web/20191031000757/https://www.microsoft.com/en-us/research/wp-content/uploads/2016/02/mariuszj-jacob07overlap.ppt) from the original on 2019-10-31. Retrieved 2023-08-19. 1. **[^](#cite_ref-Jämthagen_2016_16-0)** Jämthagen, Christopher (November 2016). [*On Offensive and Defensive Methods in Software Security*](https://lucris.lub.lu.se/ws/portalfiles/portal/15764406/dissertation.pdf) (PDF) (Thesis). Lund, Sweden: Department of Electrical and Information Technology, [Lund University](/source/Lund_University). p. 96. [ISBN](/source/ISBN_(identifier)) [978-91-7623-942-1](https://en.wikipedia.org/wiki/Special:BookSources/978-91-7623-942-1). [ISSN](/source/ISSN_(identifier)) [1654-790X](https://search.worldcat.org/issn/1654-790X). [Archived](https://web.archive.org/web/20230826135321/https://lucris.lub.lu.se/ws/portalfiles/portal/15764406/dissertation.pdf) (PDF) from the original on 2023-08-26. Retrieved 2023-08-26. (1+xvii+1+152 pages) 1. ^ [***a***](#cite_ref-HN_2021_18-0) [***b***](#cite_ref-HN_2021_18-1) ["Unintended Instructions on x86"](https://news.ycombinator.com/item?id=27113890). *Hacker News*. 2021. [Archived](https://web.archive.org/web/20211225000914/https://news.ycombinator.com/item?id=27113890) from the original on 2021-12-25. Retrieved 2021-12-24. 1. **[^](#cite_ref-Kinder_2010_19-0)** Kinder, Johannes (2010-09-24). [*Static Analysis of x86 Executables*](http://infoscience.epfl.ch/record/167546/files/thesis.pdf) [*Statische Analyse von Programmen in x86 Maschinensprache*] (PDF) (Dissertation). Munich, Germany: [Technische Universität Darmstadt](/source/Technische_Universit%C3%A4t_Darmstadt). D17. [Archived](https://web.archive.org/web/20201112013336/https://os.zhdk.cloud.switch.ch/tind-tmp-epfl/d6128d9d-0768-42e2-9576-1529206df956?response-content-disposition=attachment%3B%20filename%2A%3DUTF-8%27%27thesis.pdf&response-content-type=application%2Fpdf&AWSAccessKeyId=ded3589a13b4450889b2f728d54861a6&Expires=1605231216&Signature=%2FqOKvUdS%2FETy6xHfdFh5q4UJ82k%3D) from the original on 2020-11-12. Retrieved 2021-12-25. (199 pages) 1. **[^](#cite_ref-RE_2013_20-0)** ["What is "overlapping instructions" obfuscation?"](https://reverseengineering.stackexchange.com/questions/1531/what-is-overlapping-instructions-obfuscation). *Reverse Engineering Stack Exchange*. 2013-04-07. [Archived](https://web.archive.org/web/20211225002323/https://reverseengineering.stackexchange.com/questions/1531/what-is-overlapping-instructions-obfuscation) from the original on 2021-12-25. Retrieved 2021-12-25. 1. **[^](#cite_ref-Gates_21-0)** [Gates, William "Bill" Henry](/source/William_Henry_Gates_III), *Personal communication* (NB. According to [Jacob et al](#CITEREFJacobJakubowskiVenkatesan2007).) 1. **[^](#cite_ref-Shacham_2007_23-0)** Shacham, Hovav (2007). [*The Geometry of Innocent Flesh on the Bone: Return-into-libc without Function Calls (on the x86)*](https://hovav.net/ucsd/dist/geometry.pdf) (PDF). Proceedings of the ACM, CCS 2007. [ACM Press](/source/ACM_Press). [Archived](https://web.archive.org/web/20211215203157/https://hovav.net/ucsd/dist/geometry.pdf) (PDF) from the original on 2021-12-15. Retrieved 2021-12-24. 1. **[^](#cite_ref-24)** Kent, Allen; Williams, James G. (1993-04-05). [*Encyclopedia of Computer Science and Technology: Volume 28 - Supplement 13: AerosPate Applications of Artificial Intelligence to Tree Structures*](https://books.google.com/books?id=EjWV8J8CQEYC&pg=PA33). CRC Press. pp. 33–34. [ISBN](/source/ISBN_(identifier)) [978-0-8247-2281-4](https://en.wikipedia.org/wiki/Special:BookSources/978-0-8247-2281-4). 1. **[^](#cite_ref-25)** Tucker, S. G. (1967-12-31). ["Microprogram control for SYSTEM/360"](https://ieeexplore.ieee.org/document/5388391). *IBM Systems Journal*. **6** (4): 222–241. [doi](/source/Doi_(identifier)):[10.1147/sj.64.0222](https://doi.org/10.1147%2Fsj.64.0222). [ISSN](/source/ISSN_(identifier)) [0018-8670](https://search.worldcat.org/issn/0018-8670) – via IEEE Xplore. 1. ^ [***a***](#cite_ref-Harris_2007_26-0) [***b***](#cite_ref-Harris_2007_26-1) [***c***](#cite_ref-Harris_2007_26-2) [***d***](#cite_ref-Harris_2007_26-3) [***e***](#cite_ref-Harris_2007_26-4) Harris, David; Harris, Sarah L. (2007). [*Digital Design and Computer Architecture*](https://books.google.com/books?id=5X7JV5-n0FIC). [Morgan Kaufmann Publishers](/source/Morgan_Kaufmann_Publishers). [ISBN](/source/ISBN_(identifier)) [978-0-12-370497-9](https://en.wikipedia.org/wiki/Special:BookSources/978-0-12-370497-9). Retrieved 2023-03-05. 1. **[^](#cite_ref-27)** Su, Chao; Zeng, Qingkai (2021). ["Survey of CPU Cache-Based Side-Channel Attacks: Systematic Analysis, Security Models, and Countermeasures"](https://doi.org/10.1155%2F2021%2F5559552). *Security and Communication Networks*. **2021** (1) 5559552. [doi](/source/Doi_(identifier)):[10.1155/2021/5559552](https://doi.org/10.1155%2F2021%2F5559552). [ISSN](/source/ISSN_(identifier)) [1939-0122](https://search.worldcat.org/issn/1939-0122). 1. **[^](#cite_ref-:2_28-0)** ["CS 537 Notes, Section #3A: Processes and Threads"](https://pages.cs.wisc.edu/~bart/537/lecturenotes/processes-threads.html). *pages.cs.wisc.edu*. School of Computer, Data & Information Sciences, University of Wisconsin-Madison. Retrieved 2025-07-18. 1. **[^](#cite_ref-FOOTNOTESamuelson1984683_29-0)** [Samuelson 1984](#CITEREFSamuelson1984), p. 683. 1. **[^](#cite_ref-FOOTNOTEHofstadter1979[httpsarchiveorgdetailsgodelescherbach00dougpage290_290]_30-0)** [Hofstadter 1979](#CITEREFHofstadter1979), p. [290](https://archive.org/details/godelescherbach00doug/page/290). 1. **[^](#cite_ref-FOOTNOTETanenbaum1990[httpsarchiveorgdetailsstructuredcomput00tanepage398_398]_31-0)** [Tanenbaum 1990](#CITEREFTanenbaum1990), p. [398](https://archive.org/details/structuredcomput00tane/page/398). 1. **[^](#cite_ref-IBM_ADA_32-0)** ["Associated Data Architecture"](https://www.ibm.com/docs/en/hla-and-tf/1.6?topic=information-associated-data-architecture). *High Level Assembler and Toolkit Feature*. 1. **[^](#cite_ref-IBM_ADATA_33-0)** ["Associated data file output"](https://www.ibm.com/docs/en/SSENW6_1.6.0/pdf/asmp1024_pdf.pdf#page=304) (PDF). [*High Level Assembler for z/OS & z/VM & z/VSE - 1.6 -HLASM Programmer's Guide*](https://www.ibm.com/docs/en/SSENW6_1.6.0/pdf/asmp1024_pdf.pdf) (PDF) (Eighth ed.). [IBM](/source/IBM). October 2022. pp. 278–332. SC26-4941-07. Retrieved 2025-02-14. 1. **[^](#cite_ref-IBM_COBOL_34-0)** ["COBOL SYSADATA file contents"](https://www.ibm.com/docs/en/cobol-zos/6.2?topic=appendixes-cobol-sysadata-file-contents). *Enterprise COBOL for z/OS*. 1. **[^](#cite_ref-35)** ["SYSADATA message information"](https://www.ibm.com/docs/en/epfz/6.1?topic=guide-sysadata-message-information). *Enterprise PL/I for z/OS 6.1 information*. 2025-03-17. 1. **[^](#cite_ref-IBM_GOFF_36-0)** ["Appendix C. Generalized object file format (GOFF)"](https://www.ibm.com/docs/en/SSLTBW_3.1.0/pdf/ieab200_v3r1.pdf#page=203) (PDF). [*z/OS - 3.1 - MVS Program Management: Advanced Facilities*](https://www.ibm.com/docs/en/SSLTBW_3.1.0/pdf/ieab200_v3r1.pdf) (PDF). [IBM](/source/IBM). 2024-12-18. pp. 201–240. SA23-1392-60. Retrieved 2025-02-14. 1. **[^](#cite_ref-Microsoft_Symbols_37-0)** ["Symbols for Windows debugging"](https://learn.microsoft.com/en-us/windows-hardware/drivers/debugger/symbols). *Microsoft Learn*. 2022-12-20. 1. **[^](#cite_ref-Microsoft_PDB_38-0)** ["Querying the .Pdb File"](https://learn.microsoft.com/en-us/visualstudio/debugger/debug-interface-access/querying-the-dot-pdb-file?view=vs-2022). *Microsoft Learn*. 2024-01-12. ## Sources - [Hofstadter, Douglas R.](/source/Douglas_Hofstadter) (1979). [*Gödel, Escher, Bach: An Eternal Golden Braid*](https://archive.org/details/godelescherbach00doug). [Basic Books](/source/Basic_Books). [ISBN](/source/ISBN_(identifier)) [0-465-02685-0](https://en.wikipedia.org/wiki/Special:BookSources/0-465-02685-0). Retrieved 2025-02-10. - [Samuelson, Pamela](/source/Pamela_Samuelson) (1984). ["CONTU Revisited: The Case Against Copyright Protection for Computer Programs in Machine-Readable Form"](https://scholarship.law.duke.edu/dlj/vol33/iss4/2). *[Duke Law Journal](/source/Duke_Law_Journal)*. **33** (4): 663–769. [doi](/source/Doi_(identifier)):[10.2307/1372418](https://doi.org/10.2307%2F1372418). [hdl](/source/Hdl_(identifier)):[hein.journals/duklr1984](https://hdl.handle.net/hein.journals%2Fduklr1984). [JSTOR](/source/JSTOR_(identifier)) [1372418](https://www.jstor.org/stable/1372418). Retrieved 2025-02-10. - [Tanenbaum, Andrew S.](/source/Andrew_S._Tanenbaum) (1990). [*Structured Computer Organization, Third Edition*](https://archive.org/details/structuredcomput00tane/page/398). Prentice Hall. p. [398](https://archive.org/details/structuredcomput00tane/page/398). [ISBN](/source/ISBN_(identifier)) [978-0-13-854662-5](https://en.wikipedia.org/wiki/Special:BookSources/978-0-13-854662-5). ## Further reading - [Hennessy, John L.](/source/John_L._Hennessy); [Patterson, David A.](/source/David_A._Patterson_(scientist)) (1994). [*Computer Organization and Design. The Hardware/Software Interface*](https://archive.org/details/computerorganiza00henn). [Morgan Kaufmann Publishers](/source/Morgan_Kaufmann_Publishers). [ISBN](/source/ISBN_(identifier)) [1-55860-281-X](https://en.wikipedia.org/wiki/Special:BookSources/1-55860-281-X). - [Tanenbaum, Andrew S.](/source/Andrew_S._Tanenbaum) (1999). [*Structured Computer Organization*](https://archive.org/details/structuredcomput0000tane_x7x6) (Fourth ed.). [Prentice Hall](/source/Prentice_Hall). [ISBN](/source/ISBN_(identifier)) [0-13-020435-8](https://en.wikipedia.org/wiki/Special:BookSources/0-13-020435-8). Retrieved 2025-02-10. - Brookshear, J. Glenn (2007). [*Computer Science: An Overview*](https://archive.org/details/computerscienceo0000broo_e5b8) (Ninth ed.). [Addison Wesley](/source/Addison_Wesley). [ISBN](/source/ISBN_(identifier)) [978-0-321-38701-1](https://en.wikipedia.org/wiki/Special:BookSources/978-0-321-38701-1). Retrieved 2025-02-10. v t e Application binary interface (ABI) Parts, conventions Alignment Calling convention Call stack Library static Machine code Memory segmentation Name mangling Object code Opaque pointer Position-independent code Relocation System call Virtual method table Related topics Binary-code compatibility Foreign function interface Language binding Linker dynamic Loader v t e Types of programming languages Level Machine Assembly Compiled Interpreted Low-level High-level Very high-level Esoteric Generation First Second Third Fourth Fifth Authority control databases GND --- Adapted from the Wikipedia article [Machine code](https://en.wikipedia.org/wiki/Machine_code) by Wikipedia contributors ([contributor history](https://en.wikipedia.org/wiki/Machine_code?action=history)). Available under [Creative Commons Attribution-ShareAlike 4.0 International](https://creativecommons.org/licenses/by-sa/4.0/). Changes may have been made.